Did you find the information on this site useful? Block diagram of the Platform Controller Hub—based chipset architecture. We refer to these processors as boxed processors. In other projects Wikimedia Commons. This page was last edited on 25 October , at Intel has not tested, and does not warranty, the operation of the processor beyond its specifications.

Uploader: Guk
Date Added: 15 May 2008
File Size: 19.36 Mb
Operating Systems: Windows NT/2000/XP/2003/2003/7/8/10 MacOS 10/X
Downloads: 65414
Price: Free* [*Free Regsitration Required]

Please work with your appropriate Intel representative to obtain a formal price quotation. The Nehalem-based Xeons for dual-socket systems, initially launched as the Xeon 55xx series, feature a very different system structure: Intel refers to these processors as tray or OEM processors.

Intel’s Patsburg chipset in detail

We refer to these processors as boxed processors. From Wikipedia, the free encyclopedia.

Supported processors implement the Nehalem microarchitecture and therefore have an integrated memory controller IMCso the X58 does not have a memory interface. For MP processors such as “Beckton” with more than two QPIs, the X58 is either connected to two processors, which in turn are connected in a “mesh” of QPIs to other processors or attached “in pairs” to two different processors.

Prices are for direct Intel customers, typically represent 1,unit purchase quantities, and are subject to change without notice. Note that the P2 chips mentioned above were initially designed for ph Intel chipset for Itanium 2, and that the summary page of the E datasheet incorrectly claims three PCI Express interfaces.


One problem with using the expander is that at least in the case of the Inte, SKU, you end up with to separate RAID arrays, unless Intel can work out some trickery in its drivers that patbsurg the two SATA 6Gbps connected directly to the chipset with the four connected to the expander. This page was last edited on 25 Octoberat Clear queue Compare 0.

Views Read Edit View history. It will be interesting to see how close AMD can get, especially if the rumours of an FX series revival are indeed true.

Platform Controller Hub

USB Universal Serial Bus is an industry standard connection technology for attaching peripheral devices to a computer. InfoWorld Media Group, Inc. The northbridge is now eliminated completely and its functions, the memory controller and PCI Express intep for expansion cardsare now incorporated into the CPU die or package. Your name patsbug email address will not be added to any mailing list, and you will not receive email from Intel Corporation unless requested.

Intel® C Chipset Product Specifications

The information herein is provided “as-is” and Intel does not make any representations or warranties whatsoever regarding accuracy of the intle, nor on the product features, availability, functionality, or compatibility of the products listed.

Intel may make changes to manufacturing life cycle, specifications, and product descriptions at any time, without notice. It enables an environment where applications can run within their own space, protected from all other software on the system.


For more information, visit http: It connects to the processor inteo PCI-E vs. Intel x86 microprocessors Intel products Intel chipsets. Views Read Edit View history.

Archived from the original PDF on Support Home Product Specifications Chipsets.

Please refer to the Launch Date for market availability. Listing of RCP does not constitute a formal pricing offer from Intel. Retrieved 31 May Prices may vary for other package types and shipment quantities. Please work with your appropriate Intel representative to obtain a formal price quotation. Search examples You can search our catalog of processors, chipsets, kits, SSDs, server products and more in several ways.

Please contact system vendor for more information on specific products or systems. Refer to Datasheet for thermal solution requirements. This service was discontinued in October Over time, the speed of CPUs kept increasing but the bandwidth of the front-side bus FSB connection between the CPU and the motherboard did not, resulting in a performance bottleneck.